Pretty smooth. Asked basic fpga principles. Asic tap out process. Projects work experience. Static Timing analysis. CLOCK DOMAIN Crossing. Metastability. Flip flop. C2Q, Glitch, Convergence. Latches. Asynchronous, Synchronous. Verilog. System Verilog