Interview was three technical rounds. First round: system verilog, UVM Second round: test bench overview, protocol experience Third round: discussion with higher management Mostly on verification methodologies, system verilog and protocol based discussion.