Test containing Math and VLSI/Electronics Aptitude. There were three rounds of interview, after shortlisted from Aptitude Questions related to NMOS, PMOS and CMOS were there. Since my role was for logic design, logical questions and puzzles were asked. Offer was made immediately, after the interview.