Question d’entretien chez SiFive

Explain various memory barriers in ARM and RISC-V