I had two rounds of interviews. Both were technical rounds. First one went over basic FPGA understanding, experience, and clock domain crossing design. Second one asked HLD questions from hdlbits website. I think second interview I took much longer to solve the question, otherwise there would have been more optimization and digital logic design questions.